Summary

Join us at the Cadence Technology Hyderabad on June 11, 2025. Discover how Cadence solutions can address your toughest custom, digital, and verification design challenges while improving speed and profitability.

This full-day event will feature: 

  • Expert insights – Discover the latest Cadence products, flows, and methodologies to enhance the development of silicon, SoCs, and systems, enabling you to create advanced technologies faster and more profitably.
  • Best practices shared by your peers on how they are using Cadence technologies effectively. 
  • Interactive discussions with Cadence R&D team members on technology, roadmaps, and use cases.

The event will feature three tracks covering Custom and Analog Design, Digital Design, and System Design and Verification.

Event Details:

Date: June 11, 2025

Time: 9:00AM - 4:30PM

Location: Novotel Hyderabad Convention Centre (HICC), HITEC City, Hyderabad


Digital Design and Signoff Track
TimingTopic
9:00 - 10:00Registration
10:00 - 10:30Cadence Keynote
10:30 - 11:15Advanced Techniques for Full-Flow PPA Optimization
11:15 - 11:30Tea Break
11:30 - 12:00Cadence Certus Timing Closure Solution and Tempus 25.1 Technology Update
12:00 - 12:30Joules RTL Studio
12:30 - 13:00User Presentation
13:00 - 14:00Lunch Break
14:00 - 15:00Next Generation Cerebrus: AI-Driven Multi-Block / SoC Design Platform
15:00 - 15:30Accelerate IR Signoff with Voltus InsightAI
15:30 - 16:00User Presentation
16:00 - 16:3024x7 Support and Learning System – A Round-the-Clock Problem Solver
System Design and Verification Track
TimingTopic
9:00 - 10:00Registration
10:00 - 10:30Cadence Keynote
10:30 - 11:00Cadence Technology Overview - Vision and Roadmap
11:00 - 11:15Tea Break
11:15 - 12:00Panel Discussion: The Autonomous Future – Exploring AI's Role in Problem-Solving and Innovation
12:00 - 12:45Xcelium Apps: Enhancing Verification with Essential, Time-Saving Simulation Solutions
12:45 - 13:1524x7 Support and Learning System – A Round-the-Clock Problem Solver
13:15 - 14:00Lunch Break
14:00 - 14:30Verisium Transforming Debugging from Tedious to Triumph
14:30 - 15:00Jasper Apps: What’s new?
15:00 - 15:45FMEDA-Driven Safety Verification – Full Flow Overview with Success Stories
15:45 - 16:30Palladium Z3 and Protium X3 Systems - A New Era of Accelerated Verification, Software Development and Digital Twins 
Custom and Analog Design Track
TimingTopic
9:00 - 10:00Registration
10:00 - 10:30Cadence Keynote
10:30 - 11:15Accelerating Custom Designs and Implementation with AI-Based Automation
11:15 - 11:30Tea Break
11:30 - 12:00New Generation Multi-Mode Simulations for High-Reliability Applications
12:00 - 12:30Intelligent Parasitic Analysis to Reach Faster Design Goals
12:30 - 13:15Panel Discussion: AI Potential in Custom/Analog Designs
13:15 - 14:15Lunch Break
14:15 - 14:4524x7 Support and Learning System – A Round-the-Clock Problem Solver
14:45 - 15:15User Presentation - Micron